Efficient Implementation of Grand Cru with TI C6x+ Processor
نویسندگان
چکیده
Grand Cru, a candidate cipher algorithm of NESSIE project, is based on the strategy of multiple layered security and derived from AES-128. This algorithm was not selected for second phase evaluation of NESSIE project due to implementation and processing cost. In this paper we present relatively a fast implementation of the cipher using Texas Instrument’s DSP C64x+.
منابع مشابه
Performance Evaluation of AES Targeting a High-End DSP
Efficient implementation of block ciphers is critical towards achieving both high security and high-speed processing. Numerous block ciphers, such as the Advanced Encryption Standard, have been proposed and implemented targeting a wide range of general purpose processors. It is therefore of interest to evaluate the performance of block ciphers on different types of processors to determine their...
متن کاملEfficient fuzzy compiler for SIMD architectures
This paper presents a real-time full-programmable fuzzy compiler based on piecewise linear interpolation techniques designed to be executed in SIMD (Single Instruction Multiple Data) architectures. A fullprogrammable fuzzy processor is defined as a system where the set of rules, the membership functions, the t-norm, the t-conorm, the aggregation operator, the propagation operator, and the defuz...
متن کاملTurbo Code implementation on the C6x
Abstract: In this paper, we describe some important issues and our progress in implementing a Turbo decoder on the TMS320C6201 programmable DSP. Furthermore, we describe some advancements that might make a Turbo decoder implementation on the C6x more efficient. Benchmarks for evaluating the performance of hardware implementations are featured, as well as performance results for efficient implem...
متن کاملPower Estimation of a C Algorithm Based on the Functional-Level Power Analysis of a Digital Signal Processor
A complete methodology to estimate power consumption at the C-level for on-the-shelf processors is introduced. It relies on the Functional-Level Power Analysis, which results in a power model of the processor that describes the consumption variations relatively to algorithmic and configuration parameters. Some parameters can be predicted directly from the C-algorithm with simple assumptions on ...
متن کاملCoprocessor Codesign for Programmable Architectures
Embedded systems present a tremendous opportunity to customize the designs by exploiting the application behavior. Shrinking time-to-market, coupled with short product lifetimes create a critical need for rapidly explore and evaluate candidate System-on-Chip(SOC) architectures. Recent work on language driven Design Space Exploration (DSE) uses Architecture Description Language (ADL) to capture ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IACR Cryptology ePrint Archive
دوره 2011 شماره
صفحات -
تاریخ انتشار 2011